AMENDMENTS IN THE CLAIMS

- 1. (Currently Amended) A method for generating a primary scrambling code and N secondary scrambling codes associated with the primary scrambling code for a mobile telecommunication system, the method comprising the steps of:
- (a)—generating a first m-sequence from a <u>first m-sequence generator including</u> first shift registers <u>memory</u> having a <u>plurality of registers with first shift register</u> values a_i, wherein [[(]]i = 0 to c-1 and where c is [[=]] the total number of the registers[[)]];
- (b) generating a second m-sequence from a second m-sequence generator including second shift registers memory having a plurality of registers with values \underline{b}_{j} , wherein j = 0 to c-1, and where c is the total number of the registers b_{i} (i = 0 to c-1 where c = the total number of the registers);

masking the first shift register values a_i with a first set of mask values K_i , wherein i = 0 to c-1 to generate a third m-sequence;

- (e)—adding the first m-sequence with the second m-sequence to generate <u>a</u> the primary scrambling code;
- (d) masking a_i (i = 0 to c-1) to produce a L^{th} secondary sequence which is a first m-sequence cyclically shifted L times, where $1 \le L \le N$; and
- (e)—adding the Lth-secondary third m-sequence and with the second m-sequence to generate produce a Lth secondary scrambling code;

wherein, the masking step is adapted to shift the first m-sequence cyclically by L chips to generate an Lth secondary scrambling code associated with the primary scrambling code.

2-20. (Cancelled)

- 21. (Currently Amended) An apparatus for generating a primary scrambling code and secondary scrambling codes associated with the primary scrambling code for a mobile telecommunication system scrambling code generator, the apparatus comprising:
- a first m-sequence generator to generate shift register memory for generating a first m-sequence, said first shift register memory having by using a plurality of first registers with

<u>first shift register</u> values a_i , wherein [[(]]i = 0 to c-1 <u>and</u> where c <u>is</u> [[=]] the total number of the <u>first registers</u>[[)];

a second m-sequence generator to generate shift register memory for generating a second m-sequence, said second shift register memory having by using a plurality of second registers with second shift register values b_j , wherein j = 0 to c-1 and b_i (i = 0 to c-1 where c [[=]] is the total number of second registers[[)]];

a masking section to mask the first shift register values a_i with a first set of mask values K_i to generate a third m-sequence, wherein i = 0 to c-1 to generate a third m-sequence;

- a <u>first</u> primary adder for adding to add the first m-sequence and with the second m-sequence to generate a the primary scrambling code;
- a plurality of masking sections for masking a_i (i = 0 to c-1) to produce secondary sequences; and
- a <u>second adder to add</u> plurality of secondary adders for adding the <u>secondary third</u> <u>m-</u>sequences with <u>and</u> the second m-sequences to produce <u>generate a the</u> secondary scrambling codes,

wherein each of the masking section is adapted to shift the first m-sequence cyclically by L chips to generate an Lth secondary scrambling code associated with the primary scrambling code sections cyclically shifts the first m-sequence by using a mask.

22-30. (Cancelled)

- 31. (New) The method of claim 1, wherein the primary scrambling code is one of a plurality primary scrambling codes and a K^{th} primary scrambling code is a $((K-1)*M+K)^{th}$ gold code, where M is a total number of secondary scrambling codes per primary scrambling code and $1 \le K \le 512$.
- 32. (New) The method of claim 1, wherein the secondary scrambling codes associated with a K^{th} primary scrambling code are from $((K-1)*M+K+1)^{th}$ to $(K*M+K)^{th}$ gold codes, where M is a total number of secondary scrambling codes per primary scrambling code and $1 \le K \le 512$.

- 33. (New) The method of claim 1, wherein $1 \le L \le M$, where M is a total number of secondary scrambling codes per primary scrambling code.
- 34. (New) The method of claim 1, wherein the masking step is expressed by $\sum (k_i \times a_i)$.
 - 35. (New) The method of claim 1, further comprising:

masking the first shift register values a_i with a second set of mask values K_j to generate a fourth m-sequence, wherein j = 0 to c-1; and

adding the fourth m-sequence and the second m-sequence to generate an Nth secondary scrambling code associated with the primary scrambling code;

wherein, the masking step shifts the first m-sequence cyclically by N chips to generate an Nth secondary scrambling code.

- 36. (New) The method of claim 35, wherein $1 \le N \le M$, where M is a total number of secondary scrambling codes per primary scrambling code.
- 37. (New) The method of claim 1, further comprising the step of delaying at least one of the primary scrambling code and secondary scrambling code to produce a Q-channel component, wherein the primary scrambling code and secondary scrambling code are I-channel components.
- 38. (New) The scrambling code generator of claim 21, wherein the primary scrambling code is one of a plurality of primary scrambling codes and a K^{th} primary scrambling code is a $((K-1)*M+K)^{th}$ gold code, where M is a total number of secondary scrambling codes per primary scrambling code and $1 \le K \le 512$.
- 39. (New) The scrambling code generator of claim 38, wherein the secondary scrambling codes associated with the Kth primary scrambling code are ((K-1)*M+K+1)th to (K*M+K)th gold codes.

- 40. (New) The scrambling code generator of claim 21, further comprising:
- a second masking section to mask the first shift register values a_i , with a second set of mask values K_i , wherein i = 0 to c-1, to generate a fourth m-sequence; and

a third adder to add the fourth m-sequence and the second m-sequence to generate an N-th secondary scrambling code associated with the primary scrambling code,

wherein the second masking section is adapted to shift the first m-sequence cyclically by N chips to generate the N^{th} secondary scrambling code.

- 41. (New) The scrambling code generator of claim 21, wherein the masking section is adapted to shift the first m-sequence cyclically by masking the first shift register values a_i in accordance with $\sum (K_i \times a_i)$.
- 42. (New) The scrambling code generator of claim 21, wherein the first m-sequence generator is adapted to cyclically shift the first shift register values and the second m-sequence generator is adapted to cyclically shift the second shift register values.
- 43. (New) The scrambling code generator of claim 21, wherein the first m-sequence generator is further adapted to add predetermined shift register values of the first shift registers based on a first generating polynomial of the first m-sequence, right shifting the first shift register values a_i of the first shift registers, and replacing the first register value a_{c-1} with the result of the addition of the predetermined register values.
- 44. (New) The scrambling code generator of claim 21, wherein the first m-sequence generator is adapted to add a first shift register value a_0 with a first shift register a_7 to form a next first shift register a_{c-1} .
- 45. (New) The scrambling code generator of claim 21, wherein the second m-sequence generator is further adapted to add predetermined shift register values of the second shift registers based on a second generating polynomial of the second m-sequence, right shifting the second shift register values b_j of the second shift registers, and replacing the second register value b_{c-1} with the result of the addition of the predetermined register values.

46. (New) The scrambling code generator of claim 21, wherein the second m-sequence generator is adapted to add a second shift register value b_0 with a second shift register value b_5 , b_7 , and a second shift register value b_{10} to form a next second shift register value b_{c-1} .

47. (New) The apparatus of claim 21, further comprising a means for delaying at least one of the primary scrambling code and the secondary scrambling code to produce Q-channel component, wherein the primary scrambling code and the secondary scrambling code are I-channel components.

48. (New) A method, comprising:

generating a primary scrambling code for a first base station by adding a first m-sequence and a second m-sequence;

generating a secondary scrambling code for the first base station, the generated secondary scrambling code belonging to a scrambling codes group having ((K-1)*M+K)th through (K*M+K)th scrambling codes assigned to the first base station and having (K*M+K+1)th through ((K+1)*M+K+1)th scrambling codes assigned to a second base station, wherein M is a total number of secondary scrambling codes per primary scrambling code and K is a natural number, the ((K-1)*M+K)th and (K*M+K+1)th scrambling codes being the primary scrambling code of the first base station and a primary scrambling code of the second base station, respectively, and the ((K-1)*M+K+1)th through ((K+1)*M+K+1)th scrambling codes are generated by shifting the first m-sequence by ((K-1)*M+K) through ((K+1)*M+K) chips, respectively; and

adding the shifted first m-sequence to the second m-sequence, wherein the ((K-1)*M+K+1)th through ((K+1)*M+K+1)th scrambling codes that are generated by shifting the first m-sequence by ((K-1)*M+K) through ((K+1)*M+K) chips, respectively, are used to separate the ((K-1)*M+K)th through (K*M+K)th scrambling codes assigned to the first base station from the (K*M+K+1)th through ((K+1)*M+K+1)th scrambling codes assigned to the second base station.

49. (New) The method of claim 48, wherein the step of generating the primary scrambling code of the first base station comprises:

generating the first m-sequence with a first m-sequence generator, the first m-sequence generator including a first group of shift registers, wherein each of the shift registers is configured to store a bit of data; and

generating the second m-sequence with a second m-sequence generator, the first m-sequence generator including a second group of shift registers, wherein each of the shift registers is configured to store a bit of data.

50. (New) The method of claim 48, wherein the $((K-1)*M+K+1)^{th}$ through $((K+1)*M+K+1)^{th}$ scrambling codes generated by shifting of the first m-sequence by ((K-1)*M+K) through ((K+1)*M+K) chips, respectively, are used to save a storage space for storing scrambling codes for a plurality of base stations.

51. (New) A method for managing scrambling code assignment, comprising:

managing a first base station, which is assigned a primary scrambling code and secondary scrambling codes of a scrambling codes group having ((K-1)*M+K)th through (K*M+K)th scrambling codes assigned to the first base station and having (K*M+K+1)th through ((K+1)*M+K+1)th scrambling codes assigned to a second base station, wherein M is a total number of secondary scrambling codes per primary scrambling code and K is a natural number, the ((K-1)*M+K)th and (K*M+K+1)th scrambling codes being the primary scrambling code of the first base station and a primary scrambling code of the second base station, respectively, the ((K-1)*M+K+1)th through ((K+1)*M+K+1)th scrambling codes are generated by shifting a first m-sequence by ((K-1)*M+K) through ((K+1)*M+K) chips, respectively, and adding the shifted first m-sequence to a second m-sequence;

managing the second base station; and

generating the primary scrambling sequence and a secondary scrambling code of at least one of the first base station and the second base station, wherein the $((K-1)*M+K+1)^{th}$ through $((K+1)*M+K+1)^{th}$ scrambling codes that are generated by shifting the first m-sequence by ((K-1)*M+K) through ((K+1)*M+K) chips, respectively, are used to separate the $((K-1)*M+K)^{th}$ through $(K*M+K)^{th}$ scrambling codes assigned to the first base station

from the $(K^*M+K+1)^{th}$ through $((K+1)^*M+K+1)^{th}$ scrambling codes assigned to the second base station.

52. (New) The method of claim 51, wherein the step of generating the primary scrambling code and the second scrambling code of the at least one of the first base station and the second base station comprises:

generating the first m-sequence with a first m-sequence generator, the first m-sequence generator including a first group of shift registers, wherein each of the shift registers stores a bit of data; and

generating the second m-sequence with a second m-sequence generator, the second m-sequence generator including a second group of shift registers, wherein each of the shift registers stores a bit of data.

53. (New) The method of claim 51, wherein the $((K-1)*M+K+1)^{th}$ through $((K+1)*M+K+1)^{th}$ scrambling codes that are generated by shifting of the first m-sequence by ((K-1)*M+K) through ((K+1)*M+K) chips, respectively, are used to save a storage space for storing scrambling codes for a plurality of base stations.